Upcoming events

  • No upcoming events available

Techniques for Fully Integrated Embedding of Design and Verification Logic for Trusted FPGA Circuits

Source:

UIC (2008)

Notes:

For the pdf of the thesis, send an email to info@dresd.org


AttachmentSize
ENG_MarcoMaggioni_2008_ThesisSlides.ppt2.12 MB