Upcoming events
No upcoming events available
more
Information: info@dresd.org
Projects
Groups
Education
Partners
Documents
Events
Users
Utilities
DRESD Menu
Projects
Groups
Education
Partners
Documents
Events
Users
Utilities
User login
Username:
*
Password:
*
Request new password
Syndicate
Home
›
doc/
ReCPU: a Parallel and Pipelined Architecture for Regular Expression Matching
Mon, 08/11/2008 - 12:27 —
admin
Authors:
M. Paolieri, I. Bonesana, M. D. Santambrogio
Source:
VLSI-SoC: From Systems To Silicon, Springer, p.To appear (2008)
Keywords:
silmarillion
;
blanket
;
recpu
;
2008
News and Updates
News/Updates
Events
«
February 2012
Mon
Tue
Wed
Thu
Fri
Sat
Sun
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
Search
New Publications
Studio e realizzazione di controller VGA per sistemi embedded basati su FPGA
Sistemi embedded sviluppati tramite EDK: implementazione ed analisi delle prestazioni del meccanismo di DMA sul bus OPB
FLOORPLACEMENT IN DYNAMIC RECONFIGURABLE FPGA-BASED SYSTEMS
Riconfigurazione dinamica parziale di FPGA per la correzione di guasti SEU: analisi dello spazio delle soluzioni